Spread Aware™, Ten/Eleven Output Zero Delay Buffer

Features

■ Spread Aware™ designed to work with spread spectrum frequency timing generator (SSFTG) reference signals

■ Well suited to both 100- and 133-MHz designs
Ten (CY2509) or eleven (CY2510) low-voltage complementary metal oxide semiconductor (LVCMOS) / low-voltage transistor-transistor logic (LVTTL) outputs.

■ 50 ps typical peak cycle-to-cycle jitter

■ Single output enable pin for CY2510 version, dual pins on CY2509 devices allow shutting down a portion of the outputs

■ 3.3 V power supply

■ On-chip 25 Ω damping resistors

■ Available in 24-pin thin shrunk small outline package (TSSOP) package

■ Improved tracking skew, but narrower frequency support limit when compared to W132-09B/10B

Key Specifications

Operating voltage: ....3.3 V ± 10%

Operating range: ....40 MHz < f_{OUT} < 140 MHz

Cycle-to-cycle jitter: ....<100 ps

Output to output skew: ....<100 ps

Phase error jitter: ....<100 ps

For a complete list of related documentation, click here.

Logic Block Diagram

Configuration of these blocks dependent upon specific option being used

Contents

Pin Configurations

```
AGND  ▭  1        24  ▭  CLK
VDD   ▭  2        23  ▭  AVDD
Q0    ▭  3        22  ▭  VDD
Q1    ▭  4        21  ▭  Q9
Q2    ▭  5  CY2510 20  ▭  Q8
GND   ▭  6        19  ▭  GND
GND   ▭  7        18  ▭  GND
Q3    ▭  8        17  ▭  Q7
Q4    ▭  9        16  ▭  Q6
VDD   ▭ 10        15  ▭  Q5
OE    ▭ 11        14  ▭  VDD
FBOUT ▭ 12        13  ▭  FBIN
```

```
AGND  ▭  1        24  ▭  CLK
VDD   ▭  2        23  ▭  AVDD
Q0    ▭  3        22  ▭  VDD
Q1    ▭  4        21  ▭  Q8
Q2    ▭  5  CY2509 20  ▭  Q7
GND   ▭  6        19  ▭  GND
GND   ▭  7        18  ▭  GND
Q3    ▭  8        17  ▭  Q6
Q4    ▭  9        16  ▭  Q5
VDD   ▭ 10        15  ▭  VDD
OE0:4 ▭ 11        14  ▭  OE5:8
FBOUT ▭ 12        13  ▭  FBIN
```

Pin Definitions

Pin Name	Pin No. (2509)	Pin No. (2510)	Pin Type	Pin Description
CLK	24	24	I	*Reference input:* Output signals Q0:9 will be synchronized to this signal.
FBIN	13	13	I	*Feedback input:* This input must be fed by one of the outputs (typically FBOUT) to ensure proper functionality. If the trace between FBIN and FBOUT is equal in length to the traces between the outputs and the signal destinations, then the signals received at the destinations will be synchronized to the CLK signal input.
Q0:8	3, 4, 5, 8, 9, 16, 17, 20, 21	3, 4, 5, 8, 9, 15, 16, 17, 20	O	*Integrated series resistor outputs:* The frequency and phase of the signals provided by these pins will be equal to the reference signal if properly laid out. Each output has a 25 Ω series damping resistor integrated.
Q9	n/a	21	O	*Integrated series resistor output:* The frequency and phase of the signal provided by this pin will be equal to the reference signal if properly laid out. This output has a 25Ω series damping resistor integrated.
FBOUT	12	12	O	*Feedback output:* This output has a 25 Ω series resistor integrated on chip. Typically it is connected directly to the FBIN input with a trace equal in length to the traces between outputs Q0:9 and the destination points of these output signals.
AVDD	23	23	P	*Analog power connection:* Connect to 3.3 V. Use ferrite beads to help reduce noise for optimal jitter performance.
AGND	1	1	G	*Analog ground connection:* Connect to common system ground plane.
VDD	2, 10, 15, 22	2, 10, 14, 22	P	*Power connections:* Connect to 3.3 V. Use ferrite beads to help reduce noise for optimal jitter performance.
GND	6, 7, 18, 19	6, 7, 18, 19	G	*Ground connections:* Connect to common system ground plane.
OE	n/a	11	I	*Output enable input:* Tie to V_{DD} (HIGH, 1) for normal operation. When brought to GND (LOW, 0) all outputs are disabled to a LOW state.
OE0:4	11	n/a	I	*Output enable input:* Tie to V_{DD} (HIGH, 1) for normal operation. When brought to GND (LOW, 0) outputs Q0:4 are disabled to a LOW state.
OE5:8	14	n/a	I	*Output enable input:* Tie to V_{DD} (HIGH, 1) for normal operation. When brought to GND (LOW, 0) outputs Q5:8 are disabled to a LOW state.

Functional Overview

The CY2509/10 is a PLL-based clock driver designed for use in dual inline memory modules. The clock driver has output frequencies of up to 133 MHz and output to output skews of less than 250 ps. The CY2509/10 provides minimum cycle-to-cycle and long-term jitter, which is of significant importance to meet the tight input-to-input skew budget in DIMM applications.

The current generation of 256- and 512-megabyte memory modules needs to support 100-MHz clocking speeds. Especially for cards configured in 16x4 or 8x8 format, the clock signal provided from the motherboard is generally not strong enough to meet all the requirements of the memory and logic on the DIMM.

The CY2509/10 takes in the signal from the motherboard and buffers out clock signals with enough drive to support all the DIMM board clocking needs. The CY2509/10 is also designed to meet the needs of new PC133 SDRAM designs, operating to 133 MHz.

The CY2509/10 was specifically designed to accept SSFTG signals currently being used in motherboard designs to reduce EMI. Zero delay buffers which are not designed to pass this feature through may cause skewing failures.

Output enable pins allow for shutdown of output when they are not being used. This reduces EMI and power consumption.

Figure 1. CY2510 Example Schematic

Spread Aware™

Many systems being designed now utilize a technology called Spread Spectrum Frequency Timing Generation. Cypress has been one of the pioneers of SSFTG development, and we designed this product so as not to filter off the Spread Spectrum feature of the Reference input, assuming it exists. When a zero delay buffer is not designed to pass the SS feature through, the result is a significant amount of tracking skew which may cause problems in systems requiring synchronization.

For more details on Spread Spectrum timing technology, please see the Cypress application note titled, "EMI Suppression Techniques with SSFTG ICs."

How to Implement Zero Delay

Typically, Zero Delay Buffers (ZDBs) are used because a designer wants to provide multiple copies of a clock signal in phase with each other. The whole concept behind ZDBs is that the signals at the destination chips are all going HIGH at the same time as the input to the ZDB. In order to achieve this, layout must compensate for trace length between the ZDB and the target devices. The method of compensation is described below.

External feedback is the trait that allows for this compensation. Since the PLL on the ZDB will cause the feedback signal to be in phase with the reference signal. When laying out the board, match the trace lengths between the output being used for feed back and the FBIN input to the PLL.

If it is desirable to either add a little delay, or slightly precede the input signal, this may also be affected by either making the trace to the FBIN pin a little shorter or a little longer than the traces to the devices being clocked.

Inserting Other Devices in Feedback Path

Another nice feature available due to the external feedback is the ability to synchronize signals up to the signal coming from some other device. This implementation can be applied to any device (ASIC, multiple output clock buffer/driver, etc.) which is put into the feedback path.

Referring to Figure 2, if the traces between the ASIC/buffer and the destination of the clock signal(s) (A) are equal in length to the trace between the buffer and the FBIN pin, the signals at the destination(s) device will be driven HIGH at the same time the Reference clock provided to the ZDB goes HIGH. Synchronizing the other outputs of the ZDB to the outputs form the ASIC/Buffer is more complex however, as any propagation delay in the ASIC/Buffer must be accounted for.

Figure 2. Additional Buffering Feedback Path Example Schematic

Absolute Maximum Ratings

Stresses greater than those listed in Absolute Maximum Ratings [1] table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Min	Max	Unit
V_{DD}, V_{IN}	Voltage on any pin with respect to GND	−0.5	+7.0	V
T_{STG}	Storage temperature	−65	+150	°C
T_A	Operating temperature	0	+70	°C
T_B	Ambient temperature under bias	−55	+125	°C
P_D	Power dissipation	0.5	–	W

DC Electrical Characteristics

T_A = 0 °C to 70 °C, V_{DD} = 3.3 V ±10%

Parameter	Description	Test Condition	Min	Typ	Max	Unit
I_{DD}	Supply current	Unloaded, 100 MHz	–	–	200	mA
V_{IL}	Input low voltage		–	–	0.8	V
V_{IH}	Input high voltage		2.0	–	V_{DD} + 0.3	V
V_{OL}	Output low voltage	I_{OL} = 12 mA	–	–	0.8	V
V_{OH}	Output high voltage	I_{OH} = −12 mA	2.1	–	–	V
I_{IL}	Input low current	V_{IN} = 0 V	–	–	50	µA
I_{IH}	Input high current	V_{IN} = V_{DD}	–	–	50	µA

Note
1. **Multiple Supplies**: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

AC Electrical Characteristics

T_A = 0 °C to +70 °C, V_{DD} = 3.3 V ±10%

Parameter	Description	Test Condition	Min	Typ	Max	Unit
f_{OUT}	Output frequency	30-pF load [2]	40	–	140	MHz
t_R	Output rise time	0.8 V to 2.0 V, 30-pF load	–	–	2.1	ns
t_F	Output fall time	2.0 V to 0.8 V, 30-pF load	–	–	2.5	ns
t_{ICLKR}	Input clock rise time [3]		–	–	4.5	ns
t_{ICLKF}	Input clock fall time [3]		–	–	4.5	ns
t_{PEJ}	CLK to FBIN Skew Variation [4, 5]	Measured at V_{DD}/2	–350	0	350	ps
t_{SK}	Output to output skew	All outputs loaded equally	–100	0	100	ps
t_D	Duty cycle	30-pF load	43	50	58	%
t_{LOCK}	PLL lock time	Power supply stable	–	–	1.0	ms
t_{JC}	Jitter, Cycle-to-cycle		–	50	100	ps

Notes
2. Production tests are run at 133 MHz.
3. Longer input rise and fall time will degrade skew and jitter performance.
4. Skew is measured at V_{DD}/2 on rising edges.
5. Duty cycle is measured at V_{DD}/2.

Ordering Information

Ordering Code	Package Type	Temperature Range
Pb-free		
CY2510ZXC-1	24-pin TSSOP	Commercial
CY2510ZXC-1T	24-pin TSSOP - Tape and Reel	Commercial

Ordering Code Definitions

CY 25 09/10 ZX C – 1 T

- Tape and Reel
- Device option
- Commercial temp
- Pb-free TSSOP package
- Number of buffered outputs
- Part family code
- Company code

Package Diagram

Figure 3. 24-pin TSSOP (4.40 mm Body) Z24.173/ZZ24.173 Package Outline, 51-85119

PIN 1 ID

1

6.25[0.246]
6.50[0.256]

4.30[0.169]
4.50[0.177]

24

DIMENSIONS IN MM[INCHES] MIN.
MAX.

REFERENCE JEDEC MO-153

PART #	
Z24.173	STANDARD PKG.
ZZ24.173	LEAD FREE PKG.

0.65[0.026]
BSC.

0.19[0.007]
0.30[0.012]

1.10[0.043] MAX.

0.85[0.033]
0.95[0.037]

7.70[0.303]
7.90[0.311]

0.05[0.002]
0.15[0.006]

0.076[0.003]

SEATING
PLANE

0.25[0.010]
BSC

GAUGE
PLANE

0°-8°

0.50[0.020]
0.70[0.027]

0.09[[0.003]
0.20[0.008]

51-85119 *E

Acronyms

Acronym	Description
EMI	Electromagnetic Interference
LVCMOS	Low-Voltage Complementary Metal Oxide Semiconductor
LVTTL	Low-Voltage Transistor-Transistor Logic
PLL	Phase-Locked Loop
SSFTG	Spread Spectrum Frequency Timing Generator
TSSOP	Thin Shrunk Small Outline Package
ZDB	Zero Delay Buffer

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
MHz	megahertz
µA	microampere
mA	milliampere
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
ppm	parts per million
%	percent
V	volt

Document History Page

Document Title: CY2509/10, Spread Aware™, Ten/Eleven Output Zero Delay Buffer Document Number: 38-07230				
Rev.	**ECN No.**	**Issue Date**	**Orig. of Change**	**Description of Change**
**	110495	01/07/02	SZV	Change from Spec number: 38-00914 to 38-07230
*A	122844	12/14/02	RBI	Power up requirements added to Operating Conditions Information
*B	352015	See ECN	RGL	Added typical jitter and max. V_{IH} numbers Added Lead-free devices
*C	385383	See ECN	RGL	Minor Change: Replaced the wrong package drawing
*D	2897373	03/22/10	CXQ	Updated ordering information table. Removed part numbers CY2509ZC-1, CY2510ZC-1, CY2509ZC-1T, CY2510ZC-1T Updated package diagram Updated copyright section
*E	3302008	07/05/11	CXQ	Updated Functional Overview: Updated Figure 1 caption. Updated Figure 2 caption. Added Ordering Code Definitions. Updated Package Diagram. Added Acronyms and Units of Measure. Updated to latest template
*F	4399665	06/05/2014	AJU	Updated Package Diagram: spec 51-85119 – Changed revision from *C to *D. Updated in new template. Completing Sunset Review.
*G	4581659	11/28/2014	TAVA	Added related documentation hyperlink in page 1. Updated package diagram.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products		PSoC® Solutions
Automotive	cypress.com/go/automotive	psoc.cypress.com/solutions
Clocks & Buffers	cypress.com/go/clocks	PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP
Interface	cypress.com/go/interface	
Lighting & Power Control	cypress.com/go/powerpsoc	**Cypress Developer Community**
	cypress.com/go/plc	Community | Forums | Blogs | Video | Training
Memory	cypress.com/go/memory	
PSoC	cypress.com/go/psoc	**Technical Support**
Touch Sensing	cypress.com/go/touch	cypress.com/go/support
USB Controllers	cypress.com/go/USB	
Wireless/RF	cypress.com/go/wireless	